More Verilog

Introduces some additional verilog notation, including notation for groups of wires (called buses), how to select subsets of buses (including individual wires), the "assign" operator, constants (and their naming with define), and the equality operator