Lecture 14: STA in Sequential Circuit with Clock Jitter

This video will cover clock jitter, sources of clock jitter and clock skew. Furthermore, we'll examine how clock jitter affects both maximum (setup check) and minimum (hold check) timing analyses.