Design of FPGA using CLB & SB

Determine the configuration bits of a following implementation in a 2x2 FPGA assuming 2 i/p LUTs in each CLB