FPGA project 06 Part2 - Pushbutton counter with debounce
Ovisign Verilog HDL Tutorials
0:00 / 0:00
FPGA project 06 Part2 - Pushbutton counter with debounce
2 553 просмотра · 3 г. назад
Ovisign Verilog HDL Tutorials
2,31 тыс. подписчиков
2 553 просмотра · 3 г. назад
Part2 - FPGA programming with Intel Quartus
Let's implement an FPGA Pushbutton Pulse Counter with Debounce circuit using Verilog!
This FPGA programming project for beginners will show you the following:
How to create an Intel Quartus Project
How to Synthesize a Verilog project in Intel Quartus
How to connect your Pushbutton Counter design to the FPGA pins
How the Verilog code translates into a digital circuit using the RTL Viewer
How to program the FPGA and demo trial using the DE1-SoC Cyclone5 development board
Part1 of this project contains the Verilog tutorial and Modelsim testbench: • FPGA project 06 Part1 - Pushbutton counter... .
Prerequisites:
Switches to LEDs: • FPGA project 01 Part1 - Switches to LEDs
Multiplexer to LEDs: • FPGA project 02 Part1 - Multiplexer to LEDs
Binary adder to 7 segment display: • FPGA project 03 Part1 - Binary adder to 7 ...
If you want to easily master Verilog for FPGA design and verification I recommend you the popular Udemy course "Verilog HDL Fundamentals for Digital Design and Functional Verification" Udemy https://bit.ly/3EakPQJ.
#verilogtutorial #fpga #debouncing #fpgaproject