ECE 165 - Lecture 15: Sequential Logic II (2021)

In this lecture, we introduce the concept of clock skew, and how that affects how we time sequential circuits. Then, we get into transistor-level design details of latches, including transmission-gate dynamic latches, and positive-feedback-based static latches. We end with a brief discussion on clocked CMOS (C2MOS) dynamic latches.