SV verification environment

This video lecturer tells you about the basic of verification environment in system verilog